Skip to content
Snippets Groups Projects

Repository graph

You can move around the graph by using the arrow keys.
Select Git revision
  • master default protected
1 result
Created with Raphaël 2.2.017Aug8Jun22Apr31Mar12Jan14Nov11Jun7Apr5Feb325Jan2030Nov1526Oct814Sep220Aug20Jul28Jun221497422May28Apr27262320169331Mar24201325Feb319Dec23Nov26Sep2119219Aug121086429Jul224Jun2285228May26232218161254227Apr24232220827Mar231910725Feb20193Jan27Dec191716141230Nov221816422Oct49Sep75430Aug1426Jul20Jun1915111076328May27161574328Apr272624232019141110921Mar1428Jan251312128Dec27262526Nov6Oct517May1220Mar71Dec29Nov18Oct16Dec151321SepRemove non source files from sources.listmastermasterAdd sources.list, fix some compiletime issuesDisable opt nonesel (does this break anything?)Use Start/End addressing instead of Base/MaskUpdated copyrights, fixed AXIS2MM bugUpdated READMEs to include APB cross clock domain IPNEW: APB cross clock bridgeUpdated README with frequently asked question sectionFormal APB properties updatedRest of the AXIM2WBSP fixAXIM2WBSP: Standardized endianness swap option, and brought parameter to topWBXBAR: Fixed reg vs wire assignments on o_merr[]Skidbuffer lint fix for passthroughSFIFO: Adjusted to only read from FIFO when necessary and REGISTERED_READDEMOFULL: tertiary operator adjusted to guarantee identical widthsFixed assert else error in AXIVFIFOAXISAFETY: Fixed lock warning, and reset_timeout @* issueFixed lint warning in MM2S for non-full sized burstsAdded lowpower option to axiemptyFixed double-semicolon in axidmaAXIDMA Fix: Fixed the starting AXI address when running in lowpower modeVDISPLAY: Missed a Copyright update to 2022AXIXBAR/AXILDOUBLE: Vivado fix, removed localparams from module declarationAXIVCAMERA: Added VIM folding to the comments sectionUpdated Copyright datesS2MM: Fixed an out-of-order data sample issueDEMOFULL: Fix the external addressing documentationS2MM: Replaced the default_nettype wire at the end of the S2MM moduleAXI2AXILSUB: Fixed a minor copy-paste typo causing syntax errorAXISAFETY: Now updated to support AXI exclusive accessMM2S: Large width size adjustmentsS2MM: Added an option to make the memory synchronous through the FIFOS2MM: Adjusted AWCACHE to 4'h3Adjusted S2MM so it can handle wide data widthsSGFSM: Moved register declarations to the topAXI2AXILSUB: Initial formal passes (again) after sim failuresSFIFO: Modified to simplify proofs w/o VerificAXIDOUBLE: Added an ID match check to exclusive access logicWBM2AXILITE: Updated to ANSI portlist declarationDMA,SS2MM,MM2S: Updated and simplified clock gate logic, based upon sim results