bslathi19/PeakRDL-BusDecoder
1
0
Fork 0
Code Issues Actions Packages Projects Releases Wiki Activity
29 Commits 5 Branches 5 Tags
0b98165ccc95e70f4c93394deed7bd74be7855fa
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Arnav Sacheti 0b98165ccc update tmpl
2025-10-23 23:42:17 -07:00
.github
Update documentation to use correct repository name PeakRDL-BusDecoder and clarify project purpose (#7)
2025-10-23 23:23:10 -07:00
docs
Update documentation to use correct repository name PeakRDL-BusDecoder and clarify project purpose (#7)
2025-10-23 23:23:10 -07:00
hdl-src
Update documentation to use correct repository name PeakRDL-BusDecoder and clarify project purpose (#7)
2025-10-23 23:23:10 -07:00
src/peakrdl_busdecoder
update tmpl
2025-10-23 23:42:17 -07:00
tests
Fix status checks: lint, format, typecheck, and tests (#8)
2025-10-23 23:22:09 -07:00
.gitignore
Fix status checks: lint, format, typecheck, and tests (#8)
2025-10-23 23:22:09 -07:00
.readthedocs.yaml
Initial Commit - Forked from PeakRDL-regblock @ a440cc19769069be831d267505da4f3789a26695
2025-10-10 22:28:36 -07:00
CONTRIBUTING.md
Update documentation to use correct repository name PeakRDL-BusDecoder and clarify project purpose (#7)
2025-10-23 23:23:10 -07:00
LICENSE
Initial Commit - Forked from PeakRDL-regblock @ a440cc19769069be831d267505da4f3789a26695
2025-10-10 22:28:36 -07:00
MANIFEST.in
regblock -> busdecoder
2025-10-10 22:30:59 -07:00
pyproject.toml
Update documentation to use correct repository name PeakRDL-BusDecoder and clarify project purpose (#7)
2025-10-23 23:23:10 -07:00
README.md
Update documentation to use correct repository name PeakRDL-BusDecoder and clarify project purpose (#7)
2025-10-23 23:23:10 -07:00
uv.lock
consolidate common action setup + migrate to ruff and pyrefly
2025-10-13 19:31:39 -07:00

README.md

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL-BusDecoder

Generate a SystemVerilog bus decoder from SystemRDL that splits CPU interface signals to multiple sub-address spaces. This tool is designed for creating hierarchical register address maps by decoding bus transactions and routing them to the appropriate child address maps.

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-BusDecoder Documentation for more details

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 1.2 MiB
Languages
Python 93.6%
SystemVerilog 6.2%
Dockerfile 0.2%