3380e68b9bc5309ac1bccba5c181e9dd236f55d5
PeakRDL-busdecoder
Compile SystemRDL into a SystemVerilog control/status register (CSR) block.
For the command line tool, see the PeakRDL project.
Documentation
See the PeakRDL-busdecoder Documentation for more details
Description
Languages
Python
93.6%
SystemVerilog
6.2%
Dockerfile
0.2%