bslathi19/PeakRDL-BusDecoder
1
0
Fork 0
Code Issues Actions Packages Projects Releases Wiki Activity
3 Commits 5 Branches 5 Tags
35015d70510f72084798d34738a160b80c8a4d3c
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Arnav Sacheti 35015d7051 "updt"
2025-10-13 18:39:19 -07:00
.github
"updt"
2025-10-13 18:39:19 -07:00
docs
regblock -> busdecoder
2025-10-10 22:30:59 -07:00
hdl-src
regblock -> busdecoder
2025-10-10 22:30:59 -07:00
src/peakrdl_busdecoder
"updt"
2025-10-13 18:39:19 -07:00
tests
"updt"
2025-10-13 18:39:19 -07:00
.gitignore
Initial Commit - Forked from PeakRDL-regblock @ a440cc19769069be831d267505da4f3789a26695
2025-10-10 22:28:36 -07:00
.readthedocs.yaml
Initial Commit - Forked from PeakRDL-regblock @ a440cc19769069be831d267505da4f3789a26695
2025-10-10 22:28:36 -07:00
CONTRIBUTING.md
regblock -> busdecoder
2025-10-10 22:30:59 -07:00
LICENSE
Initial Commit - Forked from PeakRDL-regblock @ a440cc19769069be831d267505da4f3789a26695
2025-10-10 22:28:36 -07:00
MANIFEST.in
regblock -> busdecoder
2025-10-10 22:30:59 -07:00
pyproject.toml
"updt"
2025-10-13 18:39:19 -07:00
README.md
regblock -> busdecoder
2025-10-10 22:30:59 -07:00
uv.lock
"updt"
2025-10-13 18:39:19 -07:00

README.md

Documentation Status build Coverage Status PyPI - Python Version

PeakRDL-busdecoder

Compile SystemRDL into a SystemVerilog control/status register (CSR) block.

For the command line tool, see the PeakRDL project.

Documentation

See the PeakRDL-busdecoder Documentation for more details

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 1.2 MiB
Languages
Python 93.6%
SystemVerilog 6.2%
Dockerfile 0.2%