bslathi19/PeakRDL-regblock
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
404e7e83654389b36bae0c38e03cc26adb814a78
PeakRDL-regblock/README.md
Alex Mykyta 404e7e8365 gh actions
2022-02-25 23:27:01 -08:00

768 B
Raw Blame History

Documentation Status build PyPI - Python Version

IMPORTANT

This project has no official releases yet and is still under active development!

PeakRDL-regblock

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.

Documentation

See the PeakRDL-regblock Documentation for more details

Reference in New Issue View Git Blame Copy Permalink