76fdb6e2ffa25c4abca42c71d2f8edbbe007c150
This test parameter was not being passed to the exporter function. This meant only the default setting (True) was tested Signed-off-by: Paul Roukema <paul.roukema@fidus.com>
PeakRDL-regblock
Compile SystemRDL into a SystemVerilog control/status register (CSR) block.
For the command line tool, see the PeakRDL project.
Documentation
See the PeakRDL-regblock Documentation for more details
Description
Languages
Python
56.8%
SystemVerilog
42.8%
Tcl
0.3%
Shell
0.1%