4e404864df6e0e08bbbffa77c2adaabdfc398340
Remove unused output folder See merge request bslathi19/build_fpga!4
Description
Languages
Python
90%
SystemVerilog
7.7%
Shell
1.2%
Makefile
1.1%