accepted
merge request
!4
"Filter out only verilog sources (and verilator lint files)"
at
Byron Lathi / fpga-sim
-
1addf6e5 · Merge branch 'filter_verilog' into 'master'
- ... and 1 more commit. Compare 85d3435f...1addf6e5
opened
merge request
!4
"Filter out only verilog sources (and verilator lint files)"
at
Byron Lathi / fpga-sim
-
59b77618 · Add VERILATOR define by default
-
85d3435f · Merge branch 'experimental/incdirs' into 'master'
- ... and 1 more commit. Compare 934160d6...85d3435f
-
c3c828a7 · Update rtl manifest dependency
opened
issue
#6
"allow specifying entire yamls to run at once, not just a single test"
at
Byron Lathi / fpga-sim
-
75184afd · Merge branch 'quote_compat' into 'master'
- ... and 1 more commit. Compare 73d63c4b...75184afd