bslathi19/fpga-sim
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
29 Commits 6 Branches 0 Tags
master
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi 2df2a5554c
All checks were successful
Publish Package / Build Package (push) Successful in 8s
Details
Publish Package / Deploy Package (push) Successful in 9s
Details
Set language type to verilog 
hate vhdl
2025-11-22 16:56:02 -08:00
.gitea/workflows
Add actions
2025-11-08 14:33:28 -08:00
src/fpga_sim
Set language type to verilog
2025-11-22 16:56:02 -08:00
.gitignore
Initial commit
2024-11-29 22:31:03 -08:00
.gitlab-ci.yml
Initial commit
2024-11-29 22:31:03 -08:00
init_env.sh
Initial commit
2024-11-29 22:31:03 -08:00
LICENSE.txt
Initial commit
2024-11-29 22:31:03 -08:00
pyproject.toml
Set language type to verilog
2025-11-22 16:56:02 -08:00
README.md
Initial commit
2024-11-29 22:31:03 -08:00
requirements.txt
Experimental/incdirs
2025-03-21 05:45:28 +00:00

README.md

FPGA Sim

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 107 KiB
Languages
Python 98%
Shell 2%