bslathi19/fpga-sim
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
30 Commits 6 Branches 0 Tags

Default Branch

master
All checks were successful
Publish Package / Build Package (push) Successful in 28s
Details
Publish Package / Deploy Package (push) Successful in 41s
Details

069e87decf · Revert FST, use VCD instead · Updated 2026-02-07 15:45:27 -08:00
 ZIP  TAR.GZ

Branches

dev/trace_fst
All checks were successful
Publish Package / Build Package (push) Successful in 7s
Details
Publish Package / Deploy Package (push) Successful in 9s
Details

2d3d02eee9 · Try 2 · Updated 2025-11-09 14:00:53 -08:00    bslathi19

7
0
 #1 Merged
 ZIP  TAR.GZ
filter_verilog

983e3f76f3 · Add timing option · Updated 2025-07-16 22:28:36 -07:00    bslathi19

12
1
 ZIP  TAR.GZ
exp/filter_verilog

59b77618b0 · Add VERILATOR define by default · Updated 2025-03-29 19:37:11 -07:00    bslathi19

15
5
 ZIP  TAR.GZ
experimental/incdirs

77e0269800 · Filter out only verilog sources (and verilator lint files) · Updated 2025-03-29 19:28:30 -07:00    bslathi19

15
4
 ZIP  TAR.GZ
quote_compat

b3defd3474 · Fix quotes for old python compatibility · Updated 2025-02-08 14:59:32 -08:00    bslathi19

17
0
 Included
 ZIP  TAR.GZ