bslathi19/fpga-sim
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
19 Commits 6 Branches 0 Tags
experimental/incdirs
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi 77e0269800 Filter out only verilog sources (and verilator lint files)
2025-03-29 19:28:30 -07:00
src/fpga_sim
Filter out only verilog sources (and verilator lint files)
2025-03-29 19:28:30 -07:00
.gitignore
Initial commit
2024-11-29 22:31:03 -08:00
.gitlab-ci.yml
Initial commit
2024-11-29 22:31:03 -08:00
init_env.sh
Initial commit
2024-11-29 22:31:03 -08:00
LICENSE.txt
Initial commit
2024-11-29 22:31:03 -08:00
pyproject.toml
Filter out only verilog sources (and verilator lint files)
2025-03-29 19:28:30 -07:00
README.md
Initial commit
2024-11-29 22:31:03 -08:00
requirements.txt
Add extra index url
2025-03-20 22:44:10 -07:00

README.md

FPGA Sim

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 107 KiB
Languages
Python 98%
Shell 2%