Update IP
This commit is contained in:
@@ -9,26 +9,41 @@
|
||||
"vendor": "efinixinc.com",
|
||||
"library": "serial_interface",
|
||||
"name": "efx_uart",
|
||||
"version": "2.0"
|
||||
"version": "5.0"
|
||||
}
|
||||
],
|
||||
"conf": {
|
||||
"BYTE": "1",
|
||||
"CLOCK_FREQ": "50000000",
|
||||
"BAUD": "115200",
|
||||
"ENABLE_PARITY": "0",
|
||||
"FIX_BAUDRATE": "1",
|
||||
"PARITY_MODE": "0",
|
||||
"BOOTUP_CHECK": "0"
|
||||
"ENABLE_PARITY": "1'b0",
|
||||
"FIX_BAUDRATE": "1'b1",
|
||||
"PARITY_MODE": "1'b0",
|
||||
"BOOTUP_CHECK": "1'b1"
|
||||
},
|
||||
"output": {
|
||||
"external_source_source": [
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/uart.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/uart_define.vh",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/uart_tmpl.vhd",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/uart_tmpl.v"
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/uart_tmpl.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/uart.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/uart_tmpl.vhd"
|
||||
],
|
||||
"external_example_example": [
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/command_state.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/decoder.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/encoder.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/led_ctl.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/resets.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/uart_defines.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/uart_demo_top.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/user_register.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/uart_demo.peri.xml",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/uart_demo.xml",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/uart_timing_T20.sdc",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/uart.v",
|
||||
"/home/byron/Projects/super6502/hw/efinix_fpga/ip/uart/T20F256_devkit/uart_define.vh"
|
||||
]
|
||||
},
|
||||
"sw_version": "2022.2.322",
|
||||
"generated_date": "2023-01-12T01:01:22.177819"
|
||||
"sw_version": "2023.1.150",
|
||||
"generated_date": "2023-07-16T20:20:12.259229"
|
||||
}
|
||||
Reference in New Issue
Block a user