Update submodules, update sources
This commit is contained in:
@@ -168,7 +168,9 @@ sd_card_emu u_sd_card_emu(
|
|||||||
.clk(o_sd_clk),
|
.clk(o_sd_clk),
|
||||||
.rst(~button_reset),
|
.rst(~button_reset),
|
||||||
.i_cmd(o_sd_cmd),
|
.i_cmd(o_sd_cmd),
|
||||||
.o_cmd(i_sd_cmd)
|
.o_cmd(i_sd_cmd),
|
||||||
|
.i_dat(o_sd_dat),
|
||||||
|
.o_dat(i_sd_dat)
|
||||||
);
|
);
|
||||||
|
|
||||||
initial begin
|
initial begin
|
||||||
|
|||||||
@@ -4,4 +4,5 @@ sub/verilog-6502/cpu_65c02.v
|
|||||||
sub/sim_sdram/generic_sdr.v
|
sub/sim_sdram/generic_sdr.v
|
||||||
sub/verilog-sd-emulator/src/sd_card_command.sv
|
sub/verilog-sd-emulator/src/sd_card_command.sv
|
||||||
sub/verilog-sd-emulator/src/sd_card_emu.sv
|
sub/verilog-sd-emulator/src/sd_card_emu.sv
|
||||||
sub/verilog-sd-emulator/src/sd_card_state_controller.sv
|
sub/verilog-sd-emulator/src/sd_card_state_controller.sv
|
||||||
|
sub/verilog-sd-emulator/src/sd_card_data.sv
|
||||||
Submodule hw/super6502_fpga/src/sim/sub/verilog-sd-emulator updated: c64eff4f36...265c636c86
Reference in New Issue
Block a user