Byron Lathi 0b5ccf48b8 Add basic UART driver ...

This didn't have a chance to get tested so I hope it works.

There is not fancy stuff here, just write to the register and wait till
it is done.

2022-03-14 00:24:08 -05:00

hw

Add write and puts tasks to the uart testbench

2022-03-14 00:04:04 -05:00

sw

Add basic UART driver

2022-03-14 00:24:08 -05:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%