This website requires JavaScript.
Explore
Help
Register
Sign In
bslathi19
/
super6502
Watch
1
Star
0
Fork
0
You've already forked super6502
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
19b13164e9ddf1c83e79b4c3738752f39496f93a
super6502
/
hw
History
Byron Lathi
19b13164e9
RWB and ADDR are inputs, not outputs!
2022-12-19 23:43:45 -05:00
..
board
Ignore gerber output files and folders
2022-03-08 15:25:05 -06:00
efinix_adapter
Ignore gerbers
2022-10-12 18:52:12 -05:00
efinix_fpga
RWB and ADDR are inputs, not outputs!
2022-12-19 23:43:45 -05:00
efinix_shield
Start over pretty much.
2022-12-19 23:12:22 -05:00
fpga
Disable in system memory editor for ROM
2022-04-19 14:47:19 -05:00
kicad_library
Change CI to ignore fpga build, kicad to symlink
2022-10-04 17:25:42 -05:00