1b838169d3e0767bcad1f2c4c816ae5b5164fe6d
Resolve "Show UART messages in sim log" Closes #31 See merge request bslathi19/super6502!24
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%