Byron Lathi 38566f7b4a add testbench for SD command tx ...

Sends a few commands which we know the proper checksum for and makes
sure that the bits on the output are correct.

2022-04-08 12:29:15 -05:00

hw

add testbench for SD command tx

2022-04-08 12:29:15 -05:00

sw

do a little test to see if memory mapping works

2022-04-07 12:43:47 -05:00

.gitlab-ci.yml

add testbench for SD command tx

2022-04-08 12:29:15 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%