Byron Lathi 3e69109474 Add tests for crc7 ...

These are just some values that I found from an example program. This
does not test every possible value.

2022-04-08 00:56:14 -05:00

hw

Add tests for crc7

2022-04-08 00:56:14 -05:00

sw

do a little test to see if memory mapping works

2022-04-07 12:43:47 -05:00

.gitlab-ci.yml

Add tests for crc7

2022-04-08 00:56:14 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%