4be5366aee94d996d9f23078545aae616ac3d528
These are object files still, which means we do not want to track them.
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%