Byron Lathi 585faa023f Remove compilation output files ...

These were used to help understand the o65 file format, but are not
needed and shouldn't have been commited anyway.

2022-04-16 14:30:34 -05:00

hw

Reset bit count upon entering RXDATA

2022-04-14 11:20:48 -05:00

sw

Remove compilation output files

2022-04-16 14:30:34 -05:00

.gitlab-ci.yml

add testbench for SD command tx

2022-04-08 12:29:15 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%