74f69378e8099bc0b68f97c50b67eaa6126cd073
Resolve "Add build check to CI" See merge request bslathi19/super6502!27
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%