Byron Lathi 7e7bdd3b4a Use the system cl65, don't use verbose mode ...

I had used these to try and help figure out the structure of the o65
file but this is not needed anymore

2022-04-16 14:27:18 -05:00

hw

Reset bit count upon entering RXDATA

2022-04-14 11:20:48 -05:00

sw

Use the system cl65, don't use verbose mode

2022-04-16 14:27:18 -05:00

.gitlab-ci.yml

add testbench for SD command tx

2022-04-08 12:29:15 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%