bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
88 Commits 10 Branches 0 Tags
a627d38778ecee577815e914b6251e116fd16894
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi a627d38778 Ignore all output files
2022-03-14 16:58:44 -05:00
hw
Ignore all output files
2022-03-14 16:58:44 -05:00
sw
Add uart_rxb
2022-03-14 16:48:24 -05:00
.gitlab-ci.yml
Update .gitlab-ci.yml
2022-03-10 22:27:43 +00:00
Description
No description provided
5.5 MiB
Languages
SystemVerilog 47.7%
Verilog 41.8%
Python 4.8%
VHDL 2%
Assembly 2%
Other 1.6%