Byron Lathi a671fda51c Add sample puts function ...

"Hello, world!" :)

2022-03-14 10:46:36 -05:00

hw

Integrate uart controller into top level module

2022-03-14 10:45:45 -05:00

sw

Add sample puts function

2022-03-14 10:46:36 -05:00

.gitlab-ci.yml

Update .gitlab-ci.yml

2022-03-10 22:27:43 +00:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%