Byron Lathi af60d32679 Remove RAM memory section ...

Replace RAM section with SDRAM.

Really this makes no difference than before we added SDRAM except the
name is different. In hardware, the SDRAM acts the same way and is
located in the same space as the RAM was previously.

2022-03-21 14:06:12 -05:00

hw

Remove fpga RAM

2022-03-21 14:01:16 -05:00

sw

Remove RAM memory section

2022-03-21 14:06:12 -05:00

.gitlab-ci.yml

Add platform generation to build stage

2022-03-17 14:25:26 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%