c1f7b33dda9380bc77fb83c49757a7cec874ee0b
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%