Byron Lathi c8ce675d2b Merge branch 'exec' into 'master' ...

Move code out of main and into their own files

See merge request bslathi19/super6502!14

2022-04-17 02:29:13 +00:00

hw

Reset bit count upon entering RXDATA

2022-04-14 11:20:48 -05:00

sw

Fix file endings

2022-04-16 21:04:39 -05:00

.gitlab-ci.yml

add testbench for SD command tx

2022-04-08 12:29:15 -05:00

Description

No description provided

5.5 MiB

Languages

SystemVerilog 47.7%

Verilog 41.8%

Python 4.8%

VHDL 2%

Assembly 2%

Other 1.6%