bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
ca4288df66df9f03770a233914572b5be65b4818
super6502/hw/fpga/output_files/stp1.stp
Byron Lathi 3d9d340520 Get the FPGA part working 
This changes some of the clocks, fixes a bug in the seven segment stuff.
2022-03-11 22:55:26 -06:00

143 KiB
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink