e50203dd3ede3ad47e9f24c5923328ae0ec103c6
Description
No description provided
Languages
SystemVerilog
47.7%
Verilog
41.8%
Python
4.8%
VHDL
2%
Assembly
2%
Other
1.6%