bslathi19/taxi
1
0
Fork 0
mirror of https://github.com/fpganinja/taxi.git synced 2026-08-14 03:11:17 -07:00
Code Issues Packages Projects Releases Wiki Activity

eth: Remove extraneous default values

Browse Source 
Signed-off-by: Alex Forencich <alex@alexforencich.com>
This commit is contained in:
Alex Forencich
2026-06-23 17:17:11 -07:00
parent 771e4de9eb
commit d2745a6a4a
5 changed files with 15 additions and 15 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
src/eth/rtl/taxi_axis_baser_rx_32.sv
View File

@@ -43,9 +43,9 @@ module taxi_axis_baser_rx_32 #
/*
* Ordered sets
*/
output wire logic [23:0] rx_os = '0,
output wire logic rx_os_sig = 1'b0,
output wire logic rx_os_valid = 1'b0,
output wire logic [23:0] rx_os,
output wire logic rx_os_sig,
output wire logic rx_os_valid,
/*
* PTP

6
src/eth/rtl/taxi_axis_baser_rx_64.sv
View File

@@ -44,9 +44,9 @@ module taxi_axis_baser_rx_64 #
/*
* Ordered sets
*/
output wire logic [23:0] rx_os = '0,
output wire logic rx_os_sig = 1'b0,
output wire logic rx_os_valid = 1'b0,
output wire logic [23:0] rx_os,
output wire logic rx_os_sig,
output wire logic rx_os_valid,
/*
* PTP

6
src/eth/rtl/taxi_axis_xgmii_rx_32.sv
View File

@@ -42,9 +42,9 @@ module taxi_axis_xgmii_rx_32 #
/*
* Ordered sets
*/
output wire logic [23:0] rx_os = '0,
output wire logic rx_os_sig = 1'b0,
output wire logic rx_os_valid = 1'b0,
output wire logic [23:0] rx_os,
output wire logic rx_os_sig,
output wire logic rx_os_valid,
/*
* PTP

6
src/eth/rtl/taxi_axis_xgmii_rx_64.sv
View File

@@ -43,9 +43,9 @@ module taxi_axis_xgmii_rx_64 #
/*
* Ordered sets
*/
output wire logic [23:0] rx_os = '0,
output wire logic rx_os_sig = 1'b0,
output wire logic rx_os_valid = 1'b0,
output wire logic [23:0] rx_os,
output wire logic rx_os_sig,
output wire logic rx_os_valid,
/*
* PTP

6
src/eth/rtl/taxi_xgmii_baser_dec.sv
View File

@@ -44,9 +44,9 @@ module taxi_xgmii_baser_dec #
/*
* Ordered sets
*/
output wire logic [23:0] rx_os = '0,
output wire logic rx_os_sig = 1'b0,
output wire logic rx_os_valid = 1'b0,
output wire logic [23:0] rx_os,
output wire logic rx_os_sig,
output wire logic rx_os_valid,
/*
* Status