bslathi19/verilog6502
1
0
Fork 0
Code Issues 1 Pull Requests Actions Packages Projects Releases Wiki Activity
15 Commits 2 Branches 0 Tags
79ce91669b6fdc8b18eb6f3e7dbb2644831da4dc
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi 79ce91669b Add IRQ test
2026-04-30 22:59:21 -07:00
sim
Add IRQ test
2026-04-30 22:59:21 -07:00
src
Add IRQ test
2026-04-30 22:59:21 -07:00
.gitignore
Create project
2026-04-18 18:50:18 -07:00
.gitmodules
Factor out verilog-6502 submodule
2026-04-18 18:55:05 -07:00
init_env.sh
Create project
2026-04-18 18:50:18 -07:00
requirements.txt
Create project
2026-04-18 18:50:18 -07:00
Description
No description provided
294 KiB
Languages
SystemVerilog 40.2%
Verilog 37.1%
Python 20.6%
Assembly 1.6%
Makefile 0.3%
Other 0.2%