bslathi19/wireguard_fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Add upstream ip check

Browse Source
This commit is contained in:
Byron Lathi
2026-01-18 01:32:40 -08:00
parent 098ba2e2cd
commit a76a054387
14 changed files with 623 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

3
sim/verilator.vlt Normal file
View File

@@ -0,0 +1,3 @@
`verilator_config
lint_off -rule TIMESCALEMOD