bslathi19/wireguard_fpga
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
4 Commits 1 Branch 0 Tags
098ba2e2cdc92dbb9ec12e61a6df65b340eb694d
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi 098ba2e2cd Add skeletons
2026-01-17 23:27:33 -08:00
docs/core
Add top docs
2026-01-17 23:19:53 -08:00
sim
Add skeletons
2026-01-17 23:27:33 -08:00
src
Add skeletons
2026-01-17 23:27:33 -08:00
.gitignore
Add top docs
2026-01-17 23:19:53 -08:00
.gitmodules
add submodules
2026-01-17 22:45:49 -08:00
LICENSE
Initial commit
2026-01-17 22:39:04 -08:00
README.md
Initial commit
2026-01-17 22:39:04 -08:00

README.md

wireguard_fpga

FPGA for wireguard

Reference in New Issue View Git Blame Copy Permalink
Description
FPGA for wireguard
Readme GPL-3.0 3.9 MiB
Languages
C 60.1%
Verilog 32.4%
SystemVerilog 6.1%
VHDL 0.6%
Tcl 0.4%
Other 0.2%