0c72d016280a600d08ecc0ab40b37a03d9babe8c
Description
Languages
SystemVerilog
77.3%
Verilog
10.6%
Tcl
7.9%
Filebench WML
1.9%
Python
1.8%
Other
0.5%