Alex Forencich
|
32f6e449c0
|
Use start_soon instead of fork
|
2021-12-08 21:45:58 -08:00 |
|
Alex Forencich
|
2af7852006
|
Cache clock edge event objects
|
2021-12-03 19:06:43 -08:00 |
|
Alex Forencich
|
03156ff759
|
Support PTP timestamp tags in MAC model
|
2021-08-31 00:23:07 -07:00 |
|
Alex Forencich
|
3d43812c7b
|
Rename byte_width to byte_lanes
|
2021-04-12 15:17:02 -07:00 |
|
Alex Forencich
|
11843359f0
|
Add Ethernet MAC model
|
2021-03-31 17:06:20 -07:00 |
|
Alex Forencich
|
a54121b503
|
Add PTP clock model that generates timestamps from sim time
|
2021-03-30 21:18:36 -07:00 |
|
Alex Forencich
|
030e088b25
|
Revert back to cocotb.fork
|
2021-03-24 16:24:18 -07:00 |
|
Alex Forencich
|
78bc288812
|
Use start_soon instead of fork
|
2021-03-21 12:22:51 -07:00 |
|
Alex Forencich
|
cfbc80c0cb
|
Improve transfer tracking
|
2021-01-03 22:55:09 -08:00 |
|
Alex Forencich
|
71d7c7e9d2
|
Remove extraneous code
|
2020-12-31 03:12:14 -08:00 |
|
Alex Forencich
|
30bc6f68a1
|
Rework sim_build output directory, fix default makefile target
|
2020-12-29 14:25:52 -08:00 |
|
Alex Forencich
|
cda8910ccf
|
Add PHY wrapper tests
|
2020-12-26 23:50:53 -08:00 |
|
Alex Forencich
|
5eeffc0c68
|
Rework resets
|
2020-12-24 19:08:41 -08:00 |
|
Alex Forencich
|
318f48785a
|
Remove inherit from object
|
2020-12-24 14:40:03 -08:00 |
|
Alex Forencich
|
d97208d3c8
|
Remove await ReadOnly
|
2020-12-24 00:28:16 -08:00 |
|
Alex Forencich
|
e858721dcc
|
Add MII models
|
2020-12-22 16:54:41 -08:00 |
|
Alex Forencich
|
c3207d68dc
|
Convert send/recv to blocking, add nonblocking send_nowait/recv_nowait
|
2020-12-18 15:39:51 -08:00 |
|
Alex Forencich
|
7a5473ab39
|
Remove unnecessary __init__.py files
|
2020-12-15 18:49:28 -08:00 |
|
Alex Forencich
|
142a3e22ed
|
Check FCS in GMII testbench
|
2020-12-06 00:46:40 -08:00 |
|
Alex Forencich
|
9031338597
|
Accept clock period directly in PtpClock constructor
|
2020-12-06 00:40:09 -08:00 |
|
Alex Forencich
|
79a8ec57ea
|
Add FCS insertion, removal, and verification to GmiiFrame and XgmiiFrame
|
2020-11-26 00:53:02 -08:00 |
|
Alex Forencich
|
e533b4236b
|
Add PTP clock model
|
2020-11-25 22:56:29 -08:00 |
|
Alex Forencich
|
c4ed6073d6
|
Skip using bus for more convenient support of non-standard signal names
|
2020-11-25 17:34:19 -08:00 |
|
Alex Forencich
|
ceabdabb11
|
Add RGMII models
|
2020-11-25 00:53:29 -08:00 |
|
Alex Forencich
|
3d9f20a844
|
Clean up and lint removal
|
2020-11-25 00:51:09 -08:00 |
|
Alex Forencich
|
02bc62e919
|
Dump FST traces with Verilator
|
2020-11-18 00:35:58 -08:00 |
|
Alex Forencich
|
a57c10db30
|
Add clock enable and MII select to GMII module and tests
|
2020-11-17 21:30:47 -08:00 |
|
Alex Forencich
|
404fdd6d28
|
Add clock enable to XGMII test
|
2020-11-17 21:30:06 -08:00 |
|
Alex Forencich
|
51218e3869
|
Rework testbench logging
|
2020-11-17 17:09:56 -08:00 |
|
Alex Forencich
|
909dcff0f3
|
Add GMII models
|
2020-11-16 23:42:42 -08:00 |
|
Alex Forencich
|
e242c85d83
|
Initial commit
|
2020-11-16 22:31:32 -08:00 |
|