Byron Lathi
|
2b57079205
|
Add poly1305 and synthesis test
Wow this does not come even close to passing timing. Need to be smarter
|
2025-07-05 07:30:18 -07:00 |
|
Byron Lathi
|
7f91a8af32
|
Get poly1305 core to kind of work
|
2025-07-04 10:49:48 -07:00 |
|
Byron Lathi
|
2b8286d180
|
Change target clock to 400MHz
|
2025-07-02 10:08:34 -07:00 |
|
Byron Lathi
|
548bee1144
|
Add taxi
|
2025-07-02 10:08:10 -07:00 |
|
Byron Lathi
|
2afe869dee
|
Add missing ready, fix constant endianness
|
2025-07-02 09:39:55 -07:00 |
|
Byron Lathi
|
a617277005
|
First shot at 1/4 version
|
2025-07-02 06:32:58 -07:00 |
|
Byron Lathi
|
196ea8e6d3
|
Add correct amount of memory
should be 160, not 20. There are 8 cycles per stage and 20 stages
|
2025-06-29 13:29:38 -07:00 |
|
Byron Lathi
|
4c7badbbbb
|
Change target frequency to 250
|
2025-06-28 21:15:01 -07:00 |
|
Byron Lathi
|
20d98e117b
|
Get sim working, make some changes to the final addition
|
2025-06-28 20:34:46 -07:00 |
|
Byron Lathi
|
8136a7526b
|
Add basic repo
|
2025-06-28 15:48:14 -07:00 |
|
Byron Lathi
|
369e29557c
|
add notes
|
2025-06-23 00:02:14 -07:00 |
|
Byron Lathi
|
4b67e7aa5a
|
Initial Commit
|
2025-06-22 21:43:49 -07:00 |
|