fpga-sim/pyproject.toml at 77e02698006bf1481cda9df64ac7683b4f846ae0 - fpga-sim - Gitea: Git with a cup of tea

bslathi19/fpga-sim

Files

Byron Lathi 77e0269800 Filter out only verilog sources (and verilator lint files)

2025-03-29 19:28:30 -07:00

6.7 KiB

Raw Blame History

View Raw