Skip to content
Snippets Groups Projects
Byron Lathi's avatar
commented on issue #4 "Pass timing on Trion" at Byron Lathi / SDRAM Controller

So the phy can operate in basically the same way, and we can insert NOPs after the commands, but the one case where we cannot do this is when we ar...

Byron Lathi's avatar
Byron Lathi's avatar
Byron Lathi's avatar
commented on issue #4 "Pass timing on Trion" at Byron Lathi / SDRAM Controller

Ideally, we would be able to support running at 200MHz on titanium FPGAs though. Depending on how much logic needs to be redone in the PHY, it migh...

Byron Lathi's avatar
opened issue #4 "Pass timing on Trion" at Byron Lathi / SDRAM Controller
Byron Lathi's avatar
opened issue #3 "test top level" at Byron Lathi / SDRAM Controller
Byron Lathi's avatar
Byron Lathi's avatar
Byron Lathi's avatar
  • f06ea404 · Finish write/read sdram_phy tests
Byron Lathi's avatar
opened issue #2 "Write (and probably read) are hard coded for burst length 2" at Byron Lathi / SDRAM Controller
Byron Lathi's avatar
Byron Lathi's avatar
Byron Lathi's avatar
  • 9674d948 · Add single read and single write
Byron Lathi's avatar
  • 81b39340 · Refactor, start of read/write
Byron Lathi's avatar
Byron Lathi's avatar
Byron Lathi's avatar
Byron Lathi's avatar
closed issue #1 "Split read/write queues" at Byron Lathi / SDRAM Controller
Byron Lathi's avatar
commented on issue #1 "Split read/write queues" at Byron Lathi / SDRAM Controller

addressed in a0db586e

Byron Lathi's avatar
  • a0db586e · split read and write queues