So the phy can operate in basically the same way, and we can insert NOPs after the commands, but the one case where we cannot do this is when we ar...
Ideally, we would be able to support running at 200MHz on titanium FPGAs though. Depending on how much logic needs to be redone in the PHY, it migh...
-
f06ea404 · Finish write/read sdram_phy tests
opened
issue
#2
"Write (and probably read) are hard coded for burst length 2"
at
Byron Lathi / SDRAM Controller
-
5754dbca · Add sdram phy and start tests
- ... and 1 more commit. Compare 9674d948...5754dbca
-
9674d948 · Add single read and single write
addressed in a0db586e