bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
2600a23e59636f5fbdf4776113caad4cdbbf70ea
super6502/hw/fpga/hvl
History
Byron Lathi 2600a23e59 Add memory_mapper testbench 
This testbench simply creates the memory mapper, adds a mapping to the
first entry, and then makes sure the addresses are correct after
enabling and disabling the memory mapper.
2022-04-05 17:20:23 -05:00
..
bb_spi_testbench.sv
Add bb_spi_controller
2022-03-08 15:26:01 -06:00
cs_testbench.sv
Remove fpga RAM
2022-03-21 14:01:16 -05:00
irq_testbench.sv
Add irq status register
2022-03-14 13:16:09 -05:00
mm_testbench.sv
Add memory_mapper testbench
2022-04-05 17:20:23 -05:00
uart_testbench.sv
Add write and puts tasks to the uart testbench
2022-03-14 00:04:04 -05:00