bslathi19/super6502
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
Files
a671fda51c8a74d7e3657d6ba6808aee3fd58725
super6502/hw/fpga/addr_decode.sv
Byron Lathi cfcf94a875 Integrate uart controller into top level module 
Adds new chip select for the UART, and a new entry in the data_out mux
for the UART.
2022-03-14 10:45:45 -05:00

343 B
Raw Blame History

View Raw
Reference in New Issue View Git Blame Copy Permalink