Alex Forencich
|
b8021192e3
|
lss: Clean up I2C testbenches
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-19 14:52:26 -07:00 |
|
Alex Forencich
|
79e0bf6976
|
lss: Remove redundant tristate control outputs on I2C modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-19 12:41:39 -07:00 |
|
Alex Forencich
|
fa2385aedb
|
lss: Add I2C single register module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-19 12:15:47 -07:00 |
|
Alex Forencich
|
44c811f82a
|
lss: Add I2C master module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-19 10:41:16 -07:00 |
|
Alex Forencich
|
ebeadee172
|
lss: Implement fractional baud rate generation for UART
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-11 23:49:39 -07:00 |
|
Alex Forencich
|
c6cbb57fe7
|
lss: Extract UART data width setting from interface
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-26 14:15:42 -08:00 |
|
Alex Forencich
|
c4558a02f0
|
lss: Add UART module and testbench
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-03 15:02:48 -08:00 |
|