Alex Forencich
|
6f43d2b454
|
eth/example: Clean up hardware server commands
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-24 17:48:32 -08:00 |
|
Alex Forencich
|
09665325bc
|
eth: Update readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-22 15:13:04 -08:00 |
|
Alex Forencich
|
4b3319ff0c
|
eth: Add Ethernet example design for XEM8320 board
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-22 13:58:24 -08:00 |
|
Alex Forencich
|
9ace50f723
|
eth: Support artixuplus in MAC wrappers
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-22 13:14:59 -08:00 |
|
Alex Forencich
|
427aabe5d7
|
eth: RK-XCKU5P-F XDC cleanup
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-21 02:49:01 -08:00 |
|
Alex Forencich
|
1e6f5531d1
|
eth: Fix typo
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-20 22:15:01 -08:00 |
|
Alex Forencich
|
2387aa793e
|
eth: Add Ethernet example design for RK-XCKU5P-F board
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-20 21:31:46 -08:00 |
|
Alex Forencich
|
add1c7aec2
|
eth: Fix path
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-20 21:10:04 -08:00 |
|
Alex Forencich
|
8fe55a6aae
|
eth: Minor example design cleanup
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-20 13:54:48 -08:00 |
|
Alex Forencich
|
2ef9481d00
|
eth: Update example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-13 22:18:52 -08:00 |
|
Alex Forencich
|
31553f5734
|
eth: Integrate PTP TD leaf clock into MACs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-02-13 21:54:11 -08:00 |
|
Alex Forencich
|
be40d3ac2d
|
eth: Update example design readme
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-01-09 16:43:01 -08:00 |
|
Alex Forencich
|
4b3a4b4059
|
eth: Capture TX tag on the first cylce of the packet
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-01-03 23:44:53 -08:00 |
|
Alex Forencich
|
d1bba66104
|
eth: Fix MAC padding bug in 32-bit MACs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2026-01-02 01:19:53 -08:00 |
|
Alex Forencich
|
7449dcfdc3
|
eth/example: Use logging.getLogger instead of SimLog
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-17 21:34:06 -08:00 |
|
Alex Forencich
|
75d28d5adb
|
eth: Clean up MGT pin connections in example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-14 12:07:26 -08:00 |
|
Alex Forencich
|
729bf79427
|
eth: Move link speed detection logic from MAC wrapper to PHY interface
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 21:27:03 -08:00 |
|
Alex Forencich
|
a919552914
|
eth: Fix widths
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 18:07:13 -08:00 |
|
Alex Forencich
|
4fc8baea96
|
eth: Update example designs for APB interface
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 18:06:33 -08:00 |
|
Alex Forencich
|
5e77efbfe3
|
eth: Add APB register interface to US/US+ transceiver wrappers
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 14:15:20 -08:00 |
|
Alex Forencich
|
e0f570ebed
|
eth: Add I2C to KCU105 example design
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 12:04:32 -08:00 |
|
Alex Forencich
|
2582f86a11
|
eth: Move reset synchronizer to top-level of GT wrapper
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-13 00:02:55 -08:00 |
|
Alex Forencich
|
3519abbee5
|
eth: Add support for 10GBASE-R to KC705 example design
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-09 14:24:05 -08:00 |
|
Alex Forencich
|
4e256cfe37
|
eth: Add support for 7-series GTX transceiver to 10G/25G MAC
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-09 13:39:14 -08:00 |
|
Alex Forencich
|
44ebbbbc87
|
eth: KC705 cleanup, add I2C
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-09 13:37:10 -08:00 |
|
Alex Forencich
|
6054f76a17
|
eth: Add Ethernet example design for NetFPGA SUME
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-08 19:46:20 -08:00 |
|
Alex Forencich
|
4dbfc4d388
|
eth: Add Ethernet example design for VC709
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-08 16:06:12 -08:00 |
|
Alex Forencich
|
2d061a76f2
|
eth: Add support for 7-series GTH transceiver to 10G/25G MAC
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-08 00:39:50 -08:00 |
|
Alex Forencich
|
32eed71e89
|
eth: Clean up MAC wrappers
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-07 12:26:12 -08:00 |
|
Alex Forencich
|
1cd6275877
|
eth: Update ZCU111 example XDC
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-07 12:24:00 -08:00 |
|
Alex Forencich
|
1e8917affb
|
eth: Update KCU105 example XDC
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-07 12:23:12 -08:00 |
|
Alex Forencich
|
cae7053e78
|
eth: Update KC705 example XDC
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-07 12:23:00 -08:00 |
|
Alex Forencich
|
004246608e
|
Use logic instead of reg
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-07 02:14:19 -08:00 |
|
Alex Forencich
|
5f814e7da8
|
Clean up always blocks
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-07 01:51:18 -08:00 |
|
Alex Forencich
|
9009880073
|
eth: Enable tuser signal in example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-06 17:44:50 -08:00 |
|
Alex Forencich
|
434f31887e
|
eth: Use tie and null_src modules
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-06 09:35:26 -08:00 |
|
Alex Forencich
|
c6eac348f6
|
eth: Update HTG-9200 example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-06 00:49:50 -08:00 |
|
Alex Forencich
|
0fe56c5390
|
eth: Update Alveo example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 23:42:03 -08:00 |
|
Alex Forencich
|
b97eb139ca
|
eth: Update XUPP3R/XUSP3S example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 22:02:32 -08:00 |
|
Alex Forencich
|
66a93a734f
|
eth: Update HTG-ZRF8-EM/R2 example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 21:54:04 -08:00 |
|
Alex Forencich
|
06eb4aafcd
|
eth: Update VCU118 example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 21:51:40 -08:00 |
|
Alex Forencich
|
0f5bc4eba8
|
eth: Update VCU108 example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 21:49:33 -08:00 |
|
Alex Forencich
|
31081b6a23
|
eth: Update fb2CG@KU15P example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 21:49:09 -08:00 |
|
Alex Forencich
|
c2858c183e
|
eth: Fix typo in fb2CG@KU15P example design
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 21:28:42 -08:00 |
|
Alex Forencich
|
a7b2db9c20
|
eth: Update Nexus K35-S/K3P-S example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 20:50:32 -08:00 |
|
Alex Forencich
|
ae05128b44
|
eth: Update Nexus K3P-Q example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 20:46:30 -08:00 |
|
Alex Forencich
|
4682591ec3
|
eth: Update ZCU111 example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 18:08:19 -08:00 |
|
Alex Forencich
|
3c40ce964b
|
eth: Update AS02MC04 example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 17:59:46 -08:00 |
|
Alex Forencich
|
40cc51d062
|
eth: Update ZCU106 example design testbench to test both 32-bit and 64-bit configurations
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 15:37:49 -08:00 |
|
Alex Forencich
|
7dbe595e5b
|
eth: Update ADM-PCIE-9V3 example design to use 32-bit MACs at 10G
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-11-05 15:36:49 -08:00 |
|