Alex Forencich
|
6584ebb6cd
|
example: Enable statistics strings in example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-04-17 00:34:53 -07:00 |
|
Alex Forencich
|
a5b7b8031b
|
example/Alveo: Add XFCP to Alveo example design for monitoring and control
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-04-09 16:05:10 -07:00 |
|
Alex Forencich
|
04718790ae
|
example: Update 10G MAC instances in example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-04-09 13:01:47 -07:00 |
|
Alex Forencich
|
c7cf9cc1bf
|
example: Clean up and annotate USB UART connections
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-20 17:32:31 -07:00 |
|
Alex Forencich
|
ebeadee172
|
lss: Implement fractional baud rate generation for UART
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-11 23:49:39 -07:00 |
|
Alex Forencich
|
ed9e8ffab3
|
eth: Use unpacked arrays for multidimensional ports
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-03-07 11:05:58 -08:00 |
|
Alex Forencich
|
84fb93b5c3
|
example: Add signal sync timing constraints to example designs
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-25 16:04:32 -08:00 |
|
Alex Forencich
|
b18b643eed
|
example/Alveo: Add example design for Xilinx Alveo series
Signed-off-by: Alex Forencich <alex@alexforencich.com>
|
2025-02-25 11:34:26 -08:00 |
|