bslathi19/fpga-sim
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
15 Commits 6 Branches 0 Tags
934160d61951e189a89c6b5c842dc857a338d372
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi 934160d619 Limit number of jobs for verilator
2025-02-25 08:09:11 -08:00
src/fpga_sim
Limit number of jobs for verilator
2025-02-25 08:09:11 -08:00
.gitignore
Initial commit
2024-11-29 22:31:03 -08:00
.gitlab-ci.yml
Initial commit
2024-11-29 22:31:03 -08:00
init_env.sh
Initial commit
2024-11-29 22:31:03 -08:00
LICENSE.txt
Initial commit
2024-11-29 22:31:03 -08:00
pyproject.toml
Limit number of jobs for verilator
2025-02-25 08:09:11 -08:00
README.md
Initial commit
2024-11-29 22:31:03 -08:00
requirements.txt
Initial commit
2024-11-29 22:31:03 -08:00

README.md

FPGA Sim

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 107 KiB
Languages
Python 98%
Shell 2%