This website requires JavaScript.
Explore
Help
Register
Sign In
bslathi19
/
fpga-sim
Watch
1
Star
0
Fork
0
You've already forked fpga-sim
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
27
Commits
6
Branches
0
Tags
a3d4973cc15e158c378fa35b6f9cab980f3858f4
Go to file
Code
Clone
HTTPS
Tea CLI
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Download ZIP
Download TAR.GZ
Download BUNDLE
Byron Lathi
a3d4973cc1
All checks were successful
Publish Package / Build Package (push)
Successful in 7s
Details
Publish Package / Deploy Package (push)
Successful in 9s
Details
Fix verilator control files
2025-11-22 16:22:09 -08:00
.gitea
/workflows
Add actions
2025-11-08 14:33:28 -08:00
src
/fpga_sim
Fix verilator control files
2025-11-22 16:22:09 -08:00
.gitignore
Initial commit
2024-11-29 22:31:03 -08:00
.gitlab-ci.yml
Initial commit
2024-11-29 22:31:03 -08:00
init_env.sh
Initial commit
2024-11-29 22:31:03 -08:00
LICENSE.txt
Initial commit
2024-11-29 22:31:03 -08:00
pyproject.toml
Fix for cocotb 2
2025-11-22 16:12:57 -08:00
README.md
Initial commit
2024-11-29 22:31:03 -08:00
requirements.txt
Experimental/incdirs
2025-03-21 05:45:28 +00:00
README.md
FPGA Sim
Reference in New Issue
View Git Blame
Copy Permalink
Description
No description provided
Readme
107
KiB
Languages
Python
98%
Shell
2%