bslathi19/fpga-sim
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
32 Commits 6 Branches 1 Tag
a4e512e5f9c677a51c4518c84246046bdc61272d
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Byron Lathi a4e512e5f9
All checks were successful
Publish Package / Build Package (push) Successful in 2m38s
Details
Publish Package / Deploy Package (push) Successful in 42s
Details
Update version
2026-08-12 20:23:51 -07:00
.gitea/workflows
Add actions
2025-11-08 14:33:28 -08:00
src/fpga_sim
Add back FST (use verilator 5.036 or greater)
2026-02-11 21:25:30 -08:00
.gitignore
Initial commit
2024-11-29 22:31:03 -08:00
.gitlab-ci.yml
Initial commit
2024-11-29 22:31:03 -08:00
init_env.sh
Initial commit
2024-11-29 22:31:03 -08:00
LICENSE.txt
Initial commit
2024-11-29 22:31:03 -08:00
pyproject.toml
Update version
2026-08-12 20:23:51 -07:00
README.md
Initial commit
2024-11-29 22:31:03 -08:00
requirements.txt
Experimental/incdirs
2025-03-21 05:45:28 +00:00

README.md

FPGA Sim

Reference in New Issue View Git Blame Copy Permalink
Description
No description provided
Readme 119 KiB
Languages
Python 98%
Shell 2%