-
21efb8ace8
New sw folders
102-new-bootloader
Byron Lathi
2024-10-14 23:48:16 -07:00
-
bc9b04853c
Merge branch '93-network-processor' into 'AXI-Rewrite'
master
main
AXI-Rewrite
101-new-kernel
Byron Lathi
2024-10-15 05:07:36 +00:00
-
-
105484b622
Merge branch '100-support-sending-fin' into '93-network-processor'
Byron Lathi
2024-10-15 05:01:12 +00:00
-
-
8465b50712
makefile fixes, update efinity version
100-support-sending-fin
Byron Lathi
2024-10-14 21:50:06 -07:00
-
2307dd65e2
load efinity after init when building
Byron Lathi
2024-10-14 21:13:53 -07:00
-
411d091dc1
Increase seq when sending fins
Byron Lathi
2024-10-14 21:11:08 -07:00
-
16858bbb9d
Register signals explicitly
Byron Lathi
2024-10-13 20:21:53 -07:00
-
6bf7fee64b
Increase TCP count to 2
Byron Lathi
2024-10-13 20:01:37 -07:00
-
5e8d91be53
Remove inferred latches
Byron Lathi
2024-10-13 19:50:02 -07:00
-
6265a8090c
Big update to try and pass timing. reduces tcp streams to 1
Byron Lathi
2024-10-13 18:43:12 -07:00
-
798fb6f20f
Get some fin support
Byron Lathi
2024-10-13 18:41:32 -07:00
-
-
982a8b52b6
Merge branch '97-calculate-checksum-for-tcp-data-also' into '93-network-processor'
Byron Lathi
2024-10-02 06:30:19 +00:00
-
-
7ebbef487b
Get a full tcp handshake, send data, and close cleanly
97-calculate-checksum-for-tcp-data-also
Byron Lathi
2024-10-01 21:38:17 -07:00
-
766fe72daf
add fin
99-respond-to-fin-packet
Byron Lathi
2024-09-28 00:17:45 -07:00
-
-
bb360d3c6d
add fin
wtf
Byron Lathi
2024-09-28 00:17:45 -07:00
-
-
-
d9e33b65ce
Update
98-new-dev-board
Byron Lathi
2024-09-24 22:29:44 -07:00
-
a22fc98f1d
Delete 3dmodels from kicad directory
Byron Lathi
2024-09-24 22:09:48 -07:00
-
8c0ab9b9ee
Do some work on clocks
Byron Lathi
2024-09-24 08:22:10 -07:00
-
d6197a7733
Start work on schematic
Byron Lathi
2024-09-24 00:22:16 -07:00
-
247ea1c0e7
Add project, t120f484
Byron Lathi
2024-09-23 23:12:00 -07:00
-
37ff988a09
add kicad library back
Byron Lathi
2024-09-23 18:48:01 -07:00
-
-
-
00d982a538
Merge branch '96-send-tcp-data-over-m2s' into '93-network-processor'
Byron Lathi
2024-09-23 06:52:23 +00:00
-
-
19e4344374
Make synthesis optional
Byron Lathi
2024-09-22 23:49:36 -07:00
-
8784de6fe3
Remove recv call
Byron Lathi
2024-09-22 22:30:22 -07:00
-
a774c3ac88
Try to recieve data
Byron Lathi
2024-09-22 21:57:50 -07:00
-
a78eae0278
Get tun0 test working locally
Byron Lathi
2024-09-22 20:26:30 -07:00
-
0ff3374185
Use scapy to send real packets
Byron Lathi
2024-09-21 21:07:35 -07:00
-
68fe3d1851
Add ntw sim to ci
Byron Lathi
2024-09-21 19:21:31 -07:00
-
404ad72b20
M2S a TCP
Byron Lathi
2024-09-21 19:17:13 -07:00
-
-
8cb7281116
Merge branch '95-calculate-tcp-checksum' into '93-network-processor'
Byron Lathi
2024-09-14 23:08:41 +00:00
-
-
40fe95ea0a
Add checksum calc to fpga sources
Byron Lathi
2024-09-14 15:26:22 -07:00
-
f742d9d89f
Add TCP calculator
Byron Lathi
2024-09-14 15:24:28 -07:00
-
-
fa80cab104
Length hacked a little less, hack window size
Byron Lathi
2024-09-13 08:23:00 -07:00
-
22fabf10f7
Hack length in
Byron Lathi
2024-09-13 08:06:36 -07:00
-
b815af3ff1
Make a pcapng file, not pcap
Byron Lathi
2024-09-13 07:41:17 -07:00
-
8455d5b56d
Handle ack in synack, write to pcap
Byron Lathi
2024-09-12 08:25:26 -07:00
-
812cb6447a
Add mii clocks to constraints
Byron Lathi
2024-09-09 23:18:56 -07:00
-
8be97b45ae
Move to 4 TCP units for synthesis
Byron Lathi
2024-09-09 22:59:59 -07:00
-
4612acbc4a
Synthesis 1
Byron Lathi
2024-09-09 22:02:39 -07:00
-
e1f94f455c
Add basic acking to synacking
Byron Lathi
2024-09-08 18:15:43 -07:00
-
945889e542
Add up dest parser
Byron Lathi
2024-09-08 14:25:00 -07:00
-
ef20f1477d
Fix ip demux wrapper, send a tcp synack
Byron Lathi
2024-09-02 23:44:47 -07:00
-
0c2f36a2ff
Send ARP response, not request
Byron Lathi
2024-09-02 22:39:57 -07:00
-
87baa932f8
Clean up
Byron Lathi
2024-09-02 22:39:44 -07:00
-
efeca55a6c
Send basic header
Byron Lathi
2024-09-02 21:20:48 -07:00
-
3c5cabd2be
Update test, use scapy
Byron Lathi
2024-09-02 20:34:09 -07:00
-
30c7ed9c6a
Start work on tx ctrl
Byron Lathi
2024-09-02 20:33:50 -07:00
-
f4ab7b456d
Update so I can switch computers
Byron Lathi
2024-09-02 18:15:19 -07:00
-
1deceddcf6
update reg addr width, add fifo for m2s dma to write to
Byron Lathi
2024-09-02 14:48:57 -07:00
-
66855b050b
Move m2s dma into the tcp streams
Byron Lathi
2024-09-02 12:55:36 -07:00
-
247033ea2d
Uncomment module load
Byron Lathi
2024-09-01 22:26:39 -07:00
-
73455e2be4
Remove sub from verilog-ethernet
Byron Lathi
2024-09-01 22:25:22 -07:00
-
dc90c00172
Mega commit to kick things off
Byron Lathi
2024-09-01 22:23:21 -07:00
-
8425d6a96e
Remove mux/demus from dma
Byron Lathi
2024-08-29 18:37:04 -07:00
-
e440aa7bdb
Change from ddr buffers to regular fifos
Byron Lathi
2024-08-29 18:33:52 -07:00
-
1bb613888f
Show errors in log file
Byron Lathi
2024-08-20 19:06:38 -07:00
-
6f8e976a08
Add basic m2s code
Byron Lathi
2024-08-20 19:01:37 -07:00
-
9030f4b71d
Separate ip streams
Byron Lathi
2024-08-20 18:57:24 -07:00
-
b2e56f4dca
Clean up spacing
Byron Lathi
2024-08-20 18:57:08 -07:00
-
14f92c39fb
Add blank stubs.list
Byron Lathi
2024-08-20 18:56:01 -07:00
-
759a57f0af
Add new stream dma git repo
Byron Lathi
2024-08-20 18:47:13 -07:00
-
8d5393ca6e
Changes before work
Byron Lathi
2024-08-20 08:27:17 -07:00
-
7b5fb1a682
Pass synthesis
Byron Lathi
2024-08-19 23:17:23 -07:00
-
b11be44446
Changes for synthesis
Byron Lathi
2024-08-19 23:09:32 -07:00
-
f492c5b23d
Done for the day
Byron Lathi
2024-08-19 22:59:12 -07:00
-
752fce5b2e
Update diagrams again (5)
Byron Lathi
2024-08-19 22:13:37 -07:00
-
e267fa4c37
Update diagrams again (4)
Byron Lathi
2024-08-19 21:42:36 -07:00
-
d85dc3e490
Update diagrams again (3)
Byron Lathi
2024-08-19 21:21:39 -07:00
-
b8b9852974
Update regs
Byron Lathi
2024-08-19 21:11:12 -07:00
-
47f958f5c4
Update regs
Byron Lathi
2024-08-19 20:27:27 -07:00
-
c857ffd8e5
Update diagrams again (2)
Byron Lathi
2024-08-19 19:12:55 -07:00
-
7e64ff1d6b
Update diagrams again
Byron Lathi
2024-08-19 19:00:54 -07:00
-
8c9a4f7b9e
Update drawing again
Byron Lathi
2024-08-19 18:41:55 -07:00
-
bcb5259f92
Update network_processor docs, add arp to diagram
Byron Lathi
2024-08-19 17:40:50 -07:00
-
8e87345f22
Add verilog ethernet
Byron Lathi
2024-08-19 17:40:05 -07:00
-
b521bbe5cf
Move tcp into its own wrapper
Byron Lathi
2024-08-18 20:08:50 -07:00
-
a190a2d1c5
Update tcp with new buffer type
Byron Lathi
2024-08-18 16:41:12 -07:00
-
063f219f01
Add ntw files to project
Byron Lathi
2024-08-18 10:13:15 -07:00
-
8208bd6fa5
Use sram instead of sdram in sim, fully switch to verilator
Byron Lathi
2024-08-18 10:04:54 -07:00
-
9b2a40df06
Add tcp regs and switch to verilator
Byron Lathi
2024-08-17 11:56:01 -07:00
-
52a76e3a85
Add start of regs
Byron Lathi
2024-08-16 08:24:14 -07:00
-
7ba9658560
Update network_processor docs
Byron Lathi
2024-08-16 07:54:10 -07:00
-
6320af16ec
Update diagram to static ports
Byron Lathi
2024-08-15 22:51:41 -07:00
-
c4eba333e8
Add start of tcp docs
Byron Lathi
2024-08-05 20:32:07 -07:00
-
-
bb125b0892
Merge branch '91-use-external-sd-card-controller' into 'AXI-Rewrite'
Byron Lathi
2024-08-01 05:18:14 +00:00
-
-
82f5238a15
Update sdspi with merged version
Byron Lathi
2024-07-31 22:08:02 -07:00
-
434fc1b28a
Fix sdspi, add missing source file
Byron Lathi
2024-07-31 22:02:47 -07:00
-
f99df72fe2
Update sdspi with write dma
Byron Lathi
2024-07-31 21:56:50 -07:00
-
e0f511df2e
Add new DMA files to project config
Byron Lathi
2024-07-26 23:02:40 -07:00
-
383cb6d59e
Add wait for DMA (should poll bit instead)
Byron Lathi
2024-07-26 22:58:31 -07:00
-
aa2e686b53
Update sdspi
Byron Lathi
2024-07-25 22:56:30 -07:00
-
5cd03a37eb
Start working on axi dma
Byron Lathi
2024-07-22 00:07:04 -07:00
-
90c5c0dc94
Update SD version and start working on DMA
Byron Lathi
2024-07-21 18:58:35 -07:00
-
abb1668f14
Synthesis file updates
Byron Lathi
2024-07-20 21:51:28 -07:00
-
3d05d07541
Move shadow to us, get some commands going
Byron Lathi
2024-07-20 21:40:26 -07:00
-
f6eeb80e25
switch to zipcpu sd sim
Byron Lathi
2024-07-20 18:11:32 -07:00
-
f126e383a3
Update SD stuff
Byron Lathi
2024-07-20 15:58:33 -07:00
-
bdb3fc96d6
Add new sd wrapper
Byron Lathi
2024-07-17 21:18:07 -07:00
-
db630f2030
Update rtl-common, fix some axi violations in cpu writes
Byron Lathi
2024-07-17 20:31:36 -07:00
-
fa6f6505d4
Fixes for sim
Byron Lathi
2024-07-17 00:55:58 -07:00