-
dc2154e2c2
Fix fpga project config
Byron Lathi
2023-10-15 21:07:15 -07:00
-
155e89240a
Merge from master
Byron Lathi
2023-10-15 18:58:25 -07:00
-
-
-
-
fd4dbfaf81
Merge branch '38-increase-cpu-speed' into 'master'
Byron Lathi
2023-10-16 01:45:44 +00:00
-
-
e768b245bd
rework state machine
Byron Lathi
2023-10-15 18:24:19 -07:00
-
362c9f140f
Fix synthesis issue
Byron Lathi
2023-10-15 13:52:55 -07:00
-
e0e20d7fb4
Add indirect test
Byron Lathi
2023-10-15 13:37:13 -07:00
-
32f6c0f8d9
Add jsr test
Byron Lathi
2023-10-15 13:30:09 -07:00
-
afd8de92cc
Fix sdram wrapper state machine
Byron Lathi
2023-10-15 13:12:46 -07:00
-
673386f9f9
Change clk_2 to clk_cpu
Byron Lathi
2023-10-12 19:32:12 -07:00
-
-
893a0f1a9e
Merge branch '37-run-full-boot-simulation-as-part-of-ci' into 'master'
Byron Lathi
2023-10-11 08:43:33 +00:00
-
-
448d9add89
Use repo based path for creating fs image
Byron Lathi
2023-10-11 01:06:50 -07:00
-
4988d458b7
full sim requires toolchain
Byron Lathi
2023-10-11 01:02:41 -07:00
-
d3ea5ed4d1
Use udisksctl
Byron Lathi
2023-10-11 00:59:41 -07:00
-
-
3900093349
Merge branch '34-sd-card-spi-mode-testbench' into 'master'
Byron Lathi
2023-10-11 05:15:25 +00:00
-
-
8e70e5a7c4
Update verilog sd
Byron Lathi
2023-10-10 21:40:24 -07:00
-
57efb41ae0
Increase sim time, update verilog sd
Byron Lathi
2023-10-10 21:39:10 -07:00
-
97622ac3bb
Update verilog sd
Byron Lathi
2023-10-09 23:32:55 -07:00
-
7bb2dd9a7f
Update verilog sd
Byron Lathi
2023-10-09 22:33:44 -07:00
-
67fa368319
Update verilog sd
Byron Lathi
2023-10-09 21:13:21 -07:00
-
fc13114e49
Update verilog sd
Byron Lathi
2023-10-09 21:07:36 -07:00
-
532364b8d2
remove sd from regular sim
Byron Lathi
2023-10-06 13:33:21 -07:00
-
fe72a4e9ea
Remove dependency on file, since its created anyway
Byron Lathi
2023-10-06 13:21:54 -07:00
-
d27e442d5e
Use REPO_TOP in script, call script from makefile
Byron Lathi
2023-10-06 13:18:36 -07:00
-
a5ff9fb5da
Update verilog sd
Byron Lathi
2023-10-06 12:46:29 -07:00
-
a3e0ab0e1e
Use 8 bit memory !! Will eat all your RAM!
Byron Lathi
2023-10-06 07:23:36 -07:00
-
2084054d3d
Add script for creating verilog filesystem image
Byron Lathi
2023-10-06 06:48:47 -07:00
-
2b98ad1522
Increase sim time to get into sd block reads
Byron Lathi
2023-10-04 22:50:55 -07:00
-
e6e3044f25
update sd emulator
Byron Lathi
2023-10-04 20:27:25 -07:00
-
6a684f62f8
Remove another wait, update sd emulator
Byron Lathi
2023-10-04 20:24:56 -07:00
-
019b9c8120
Update sd, remove wait state
Byron Lathi
2023-10-04 19:11:45 -07:00
-
c1f7b33dda
Update sd card emu
Byron Lathi
2023-10-03 23:08:56 -07:00
-
3a211faed7
Don't have sd wait in simulation
Byron Lathi
2023-09-30 17:40:01 -07:00
-
cc32430f2a
Refactor makefile, update verilog-sd-emulator
Byron Lathi
2023-09-29 23:48:28 -07:00
-
29aa369b33
Merge branch 'master' into 34-sd-card-spi-mode-testbench
Byron Lathi
2023-09-29 22:18:06 -07:00
-
-
-
-
6d49e752bf
Merge branch '36-run-simulation-as-part-of-ci' into 'master'
Byron Lathi
2023-09-30 05:05:12 +00:00
-
-
f8bdbfbb2b
Resolve "Run simulation as part of ci"
Byron Lathi
2023-09-30 05:05:12 +00:00
-
-
907e5e9227
Merge branch '33-use-dependencies-instead-of-makefile-chaining-2' into 'master'
Byron Lathi
2023-09-30 04:16:52 +00:00
-
-
d3d3fea916
Resolve "Use dependencies instead of makefile chaining"
Byron Lathi
2023-09-30 04:16:52 +00:00
-
-
913351efd4
Add sd emulator as submodule
Byron Lathi
2023-09-28 23:09:47 -07:00
-
-
74f69378e8
Merge branch '32-add-build-check-to-ci' into 'master'
Byron Lathi
2023-09-29 05:14:52 +00:00
-
-
62967aa88d
Resolve "Add build check to CI"
Byron Lathi
2023-09-29 05:14:52 +00:00
-
-
624d662669
Merge branch '32-add-build-check-to-ci' into 'master'
Byron Lathi
2023-09-29 04:37:07 +00:00
-
-
df89962932
remove env call
Byron Lathi
2023-09-28 21:34:42 -07:00
-
d5bb93f9c9
Fix the bad commit
Byron Lathi
2023-09-28 21:30:38 -07:00
-
8d4e2a11b0
Merge branch '32-add-build-check-to-ci' of https://git.byronlathi.com/bslathi19/super6502 into 32-add-build-check-to-ci
Byron Lathi
2023-09-28 21:29:40 -07:00
-
-
d113498459
Try a bad commit
Byron Lathi
2023-09-28 21:28:39 -07:00
-
-
801732b5c8
Merge branch 'add_ci' into '32-add-build-check-to-ci'
Byron Lathi
2023-09-29 04:25:54 +00:00
-
-
59f88ead3f
Update .gitlab-ci.yml file
Byron Lathi
2023-09-29 04:25:54 +00:00
-
-
1b838169d3
Merge branch '31-show-uart-messages-in-sim-log' into 'master'
Byron Lathi
2023-09-28 06:14:00 +00:00
-
-
85f53816f9
Remove unneeded CR
Byron Lathi
2023-09-27 23:03:22 -07:00
-
4925354f53
Fix uart status multiple drivers
Byron Lathi
2023-09-27 23:02:53 -07:00
-
4d0abbb508
Add sim uart
Byron Lathi
2023-09-27 22:15:27 -07:00
-
a76763bdc7
Merge branch '23-create-a-better-simulation-environment' into 'master'
Byron Lathi
2023-09-28 04:16:59 +00:00
-
-
9e19a1eb72
Disable sdr debug, initialize uart status
Byron Lathi
2023-09-27 21:14:09 -07:00
-
ec4c3bab86
Update verilog-6502 bslathi19/verilog-6502@aaf4c084ef
Byron Lathi
2023-09-26 23:15:22 -07:00
-
915188e8f1
New test program that causes the error
Byron Lathi
2023-09-26 18:23:01 -07:00
-
c2dd5d616b
Gate rdy behind sdram_cs #28
Byron Lathi
2023-09-25 23:45:23 -07:00
-
4ee21f23b6
Up the sim time
Byron Lathi
2023-09-25 19:13:06 -07:00
-
95e05292cc
Fix clocks, define RTL_SIM
Byron Lathi
2023-09-24 23:58:32 -07:00
-
be68b4c9f9
Change sdrclk and sysclk to have aligned rising edges
Byron Lathi
2023-09-24 14:53:38 -07:00
-
3fcfa4d3ac
Add REPO_TOP env var
Byron Lathi
2023-09-24 10:34:07 -07:00
-
9bd031e35e
Add support for test programs
Byron Lathi
2023-09-24 10:29:32 -07:00
-
13ea5ca71b
Add memory
Byron Lathi
2023-09-24 10:06:23 -07:00
-
d3aa195adf
Add updated sim cpu with fix
Byron Lathi
2023-09-23 10:49:44 -07:00
-
00173f4e89
Add submodule back
Byron Lathi
2023-09-23 09:59:39 -07:00
-
77dd4f1002
remove sim submodule
Byron Lathi
2023-09-23 09:59:09 -07:00
-
bc0ab7eb54
Fix infinite loop
Byron Lathi
2023-09-22 19:46:25 -07:00
-
5e03795c09
Get something simulated
Byron Lathi
2023-09-21 23:22:17 -07:00
-
1f503b2d80
update sim environment
Byron Lathi
2023-09-21 20:35:52 -07:00
-
e50203dd3e
Add generic SDR
Byron Lathi
2023-09-21 19:23:31 -07:00
-
d37e32ec64
Add sim cpu
Byron Lathi
2023-09-18 23:27:54 -07:00
-
-
76aea3180a
Move mapper into src folder
Byron Lathi
2023-09-18 23:00:27 -07:00
-
66bebf476e
Merge from master
Byron Lathi
2023-09-18 20:08:59 -07:00
-
-
-
-
b30e4c73fb
Merge branch '22-organize-project-better' into 'master'
Byron Lathi
2023-09-19 02:57:26 +00:00
-
-
c466c62969
Resolve "Organize Project Better"
Byron Lathi
2023-09-19 02:57:26 +00:00
-
-
02ac7d5213
Add diagram, throw some code together
Byron Lathi
2023-09-07 23:41:17 -07:00
-
5fc71567f2
Add basic mapping
Byron Lathi
2023-09-06 20:18:36 -07:00
-
18140b32a0
Add null mapper
Byron Lathi
2023-09-06 19:48:51 -07:00
-
-
a770d938de
Copy bios device functions to kernel
Byron Lathi
2023-09-04 14:31:55 -07:00
-
791bffb248
Add copy data back
Byron Lathi
2023-09-04 14:08:52 -07:00
-
15b7d50a30
Fix zerobss bug
Byron Lathi
2023-09-01 21:49:36 -07:00
-
1d5215187e
Merge branch 'kernel_crashing' into 'master'
Byron Lathi
2023-08-26 23:15:37 +00:00
-
-
b2b3b84bc4
Kernel crashing
Byron Lathi
2023-08-26 23:15:36 +00:00
-
-
eba24c2990
Disable inits which fail
Byron Lathi
2023-08-26 13:42:06 -07:00
-
0dfe8ae584
Remove init code to get kernel to run
Byron Lathi
2023-08-26 13:17:12 -07:00
-
0247565f49
Get super simple kernel code running
Byron Lathi
2023-08-26 13:09:02 -07:00
-
3487f35af8
Merge branch 'bios' into 'master'
Byron Lathi
2023-08-26 15:14:25 +00:00
-
-
d2700a64fb
Read entire file into memory
Byron Lathi
2023-08-26 08:10:20 -07:00
-
4b2b1a425e
Parse options properly
Byron Lathi
2023-08-25 21:26:28 -07:00
-
a971e7a717
Start reading options
Byron Lathi
2023-08-25 20:03:03 -07:00
-
21b456067a
Read text and data offset/length
Byron Lathi
2023-08-25 19:22:21 -07:00
-
155b2c2972
Merge branch 'bios' into 'master'
Byron Lathi
2023-08-24 04:15:04 +00:00
-
-
becc9094c8
Don't save segments as separate files
Byron Lathi
2023-08-23 21:12:15 -07:00
-
eb72e83629
Use old offset calculation, save ptr3
Byron Lathi
2023-08-23 20:48:57 -07:00
-
8273e01ad8
Read size of file in sectors
Byron Lathi
2023-08-23 20:45:09 -07:00
-
9b1576774b
Factor out relocation code into method
Byron Lathi
2023-08-23 19:52:11 -07:00
-
cc1d8d2015
Update o65dump to show reloc and undef symbols
Byron Lathi
2023-08-23 00:11:57 -07:00
-
8bccfed867
Change segment order to make o65 layout valid
Byron Lathi
2023-08-22 20:49:07 -07:00
-
c5b1a47c8e
start o65dump.py
Byron Lathi
2023-08-22 19:27:26 -07:00
-
9972f8cb36
Update order for kernel segments
Byron Lathi
2023-08-22 19:27:09 -07:00