6 Commits

Author SHA1 Message Date
Byron Lathi
775e16e3f7 Add actions
All checks were successful
Publish Package / Build Package (push) Successful in 9s
Publish Package / Deploy Package (push) Successful in 10s
2025-11-08 14:33:28 -08:00
Byron Lathi
c22bf1eb0b Add timing option
todo: add args from yaml
2025-07-16 22:30:16 -07:00
Byron Lathi
1addf6e52f Merge branch 'filter_verilog' into 'master'
Filter out only verilog sources (and verilator lint files)

See merge request bslathi19/fpga-sim!4
2025-03-30 04:37:30 +00:00
Byron Lathi
443a99e477 Filter out only verilog sources (and verilator lint files) 2025-03-29 19:39:35 -07:00
Byron Lathi
85d3435fe8 Merge branch 'experimental/incdirs' into 'master'
Experimental/incdirs

See merge request bslathi19/fpga-sim!3
2025-03-21 05:45:28 +00:00
Byron Lathi
1b1d3f8def Experimental/incdirs 2025-03-21 05:45:28 +00:00
2 changed files with 39 additions and 3 deletions

View File

@@ -0,0 +1,37 @@
name: Publish Package
on: [push]
jobs:
build:
name: Build Package
runs-on: ubuntu-latest
steps:
- uses: actions/checkout@v4
- uses: actions/setup-python@v5
with:
python-version: "3.x"
- run: python3 -m pip install build --user
- run: python -m build
- uses: actions/upload-artifact@v3
with:
name: python-package-distributions
path: dist/
deploy:
name: Deploy Package
needs:
- build
runs-on: ubuntu-latest
steps:
- uses: actions/checkout@v4
- uses: actions/setup-python@v5
with:
python-version: "3.x"
- run: python3 -m pip install twine --user
- uses: actions/download-artifact@v3
name: python-package-distributions
path: dist/ # Does this even do anything?
- run: ls -laR python-package-distributions
- run: TWINE_PASSWORD=${{ secrets.PYPI_PAT }} TWINE_USERNAME=bslathi19 python -m twine upload --repository-url ${{ vars.CI_API_URL }} python-package-distributions/*

View File

@@ -71,8 +71,6 @@ def fpga_sim_main():
print(f"{define}: {cfg_defines[define]}, {os.path.expandvars(cfg_defines[define])}")
defines[define] = os.path.expandvars(cfg_defines[define])
cfg_defines["VERILATOR"] = None
parse_cfg(cfg, base_path)
# 4: Run those tests
@@ -106,7 +104,8 @@ def fpga_sim_main():
hdl_toplevel=test["toplevel"],
build_dir=f"{test['base_path']}/sim_build",
waves=test["waves"],
defines=defines
defines=defines,
build_args=["--timing"]
)
result_xml = f"../sim_build/{test['name']}_results.xml".replace(" ", "_")