Byron Lathi
|
0752220b0e
|
Add basic project with cpu, ram and rom
|
2024-03-02 22:46:48 -08:00 |
|
Byron Lathi
|
0a0394ae33
|
Delete everything
|
2024-03-02 20:11:33 -08:00 |
|
Byron Lathi
|
2cdd260a87
|
Change kicad library commit
Needs to be a commit in kicad-library-2
|
2023-12-01 07:57:38 -08:00 |
|
Byron Lathi
|
d49fa64d34
|
Merge branch '14-terminal-driver' into 'master'
Resolve "Terminal Driver"
Closes #14
See merge request bslathi19/super6502!58
|
2023-12-01 09:13:39 +00:00 |
|
Byron Lathi
|
e805b19eca
|
Add some flops to the mapper
This is NOT how to do CDC
|
2023-11-30 17:40:21 -08:00 |
|
Byron Lathi
|
3524892f80
|
Add quick uart irq test
|
2023-11-28 17:45:20 -08:00 |
|
Byron Lathi
|
0a854fcb7b
|
Add wires to fpga block (but don't connect them)
|
2023-11-26 18:55:02 -08:00 |
|
Byron Lathi
|
59017d637e
|
Create schematic heirarchy
|
2023-11-26 17:34:15 -08:00 |
|
Byron Lathi
|
b9595a7450
|
Create project, set env vars
|
2023-11-26 17:08:30 -08:00 |
|
Byron Lathi
|
1d61d183b0
|
Add updated kicad library
|
2023-11-26 14:37:43 -08:00 |
|
Byron Lathi
|
ed3edb5fab
|
Change kicad library to be a submodule
|
2023-11-25 21:19:34 -08:00 |
|
Byron Lathi
|
fe960bf0e3
|
Add docs
|
2023-11-25 20:38:38 -08:00 |
|
Byron Lathi
|
be31de4470
|
Add parts list
|
2023-11-25 20:22:39 -08:00 |
|
Byron Lathi
|
38af9b2545
|
Reduce cpu speed
|
2023-11-24 22:43:47 -08:00 |
|
Byron Lathi
|
89a1a70917
|
Revert sdram state machine upgrade
|
2023-11-24 17:54:03 -08:00 |
|
Byron Lathi
|
8721c816fc
|
Move fast signals to fast reset
|
2023-11-23 12:06:19 -08:00 |
|
Byron Lathi
|
aba37ec98d
|
Decouple spi_clk from cpu_clk
|
2023-11-23 11:49:16 -08:00 |
|
Byron Lathi
|
930e802a86
|
Add init code for mapper
init_mapper now remaps so that it can change irq vectors
|
2023-11-22 17:33:12 -08:00 |
|
Byron Lathi
|
b7b852ae4a
|
Update irq test code
|
2023-11-21 20:04:06 -08:00 |
|
Byron Lathi
|
102c4dfe8a
|
Use vectors for irq and nmi
|
2023-11-21 18:53:17 -08:00 |
|
Byron Lathi
|
1714a1e6da
|
add uart interrupt
|
2023-11-21 18:47:16 -08:00 |
|
Byron Lathi
|
4392a01de8
|
#53 Reduce interrupts to 128
|
2023-11-21 08:17:36 -08:00 |
|
Byron Lathi
|
7089b663ca
|
add interrupt init code (and increase rtc tick rate)
|
2023-11-20 22:23:18 -08:00 |
|
Byron Lathi
|
323519edbd
|
Enable interrupts, print out current rtc tick
|
2023-11-20 20:02:31 -08:00 |
|
Byron Lathi
|
e6a16b0c73
|
Add device setup test using kernel drivers
|
2023-11-20 08:29:35 -08:00 |
|
Byron Lathi
|
cf3aebc9f3
|
Fix irq code tb now that interrupts are used
|
2023-11-19 15:10:48 -08:00 |
|
Byron Lathi
|
429be0276a
|
Add rtc to efinix project
|
2023-11-19 15:04:41 -08:00 |
|
Byron Lathi
|
7c24389b10
|
Update RTC code test
|
2023-11-19 13:50:00 -08:00 |
|
Byron Lathi
|
7002aeebe6
|
Add rtc code test
|
2023-11-19 11:58:37 -08:00 |
|
Byron Lathi
|
00e4c551c1
|
Make full sim manual
|
2023-11-18 21:12:18 -08:00 |
|
Byron Lathi
|
cad6e80081
|
Merge branch '11-create-rtc' into 'master'
Resolve "Create RTC"
Closes #11
See merge request bslathi19/super6502!40
|
2023-11-19 03:54:43 +00:00 |
|
Byron Lathi
|
19461536a2
|
Merge branch 'master' into 48-reduce-sim-time-for-full-sim
|
2023-11-18 17:42:59 -08:00 |
|
Byron Lathi
|
5433b4c6dc
|
Merge from main
|
2023-11-18 17:41:59 -08:00 |
|
Byron Lathi
|
da2675a3fe
|
Reduce sim time for full sim
|
2023-11-18 16:43:19 -08:00 |
|
Byron Lathi
|
1b78f51933
|
Check all edge interrupts
|
2023-11-18 15:00:44 -08:00 |
|
Byron Lathi
|
dea6227958
|
Add irq code tb
|
2023-11-18 13:55:29 -08:00 |
|
Byron Lathi
|
95b0e874cf
|
Implement RTC
|
2023-11-17 21:51:09 -08:00 |
|
Byron Lathi
|
27066a7ace
|
Test interrupt priority
|
2023-11-16 18:54:25 -08:00 |
|
Byron Lathi
|
b259d7f084
|
Fix edge trigger, reorganize testbench
|
2023-11-16 18:28:48 -08:00 |
|
Byron Lathi
|
5d4bad80a2
|
Fix level triggered test, add to ci
|
2023-11-16 08:14:58 -08:00 |
|
Byron Lathi
|
e163e9461f
|
Fix makefile, fix how interrupts are triggered
|
2023-11-15 18:46:18 -08:00 |
|
Byron Lathi
|
40c54e26c0
|
Demonstrate basic interrupt functionality
|
2023-11-15 08:42:02 -08:00 |
|
Byron Lathi
|
2b248db94f
|
Add skeleton of interrupt controller
|
2023-11-15 08:27:29 -08:00 |
|
Byron Lathi
|
0fe57c6ad5
|
Add beginnings of interrupt controller
|
2023-10-31 23:44:09 -07:00 |
|
Byron Lathi
|
b70b49eac8
|
Up sim time
|
2023-10-26 21:54:08 -07:00 |
|
Byron Lathi
|
cf8a5d782f
|
Make kernel as part of full chip sim
|
2023-10-26 21:25:26 -07:00 |
|
Byron Lathi
|
e3ae984177
|
Upload filesystem image as well
|
2023-10-26 20:40:00 -07:00 |
|
Byron Lathi
|
7f3696d36c
|
Reduce sim time
|
2023-10-26 20:11:35 -07:00 |
|
Byron Lathi
|
3a9c0fb73f
|
run vvp unbuffered
|
2023-10-25 22:47:22 -07:00 |
|
Byron Lathi
|
6f36d2fcc4
|
Fix off by 1 error
|
2023-10-25 20:39:55 -07:00 |
|